The Transmogrifier-2: A 1 Million Gate Rapid-prototyping System - Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
نویسندگان
چکیده
This paper describes the Transmogrifier-2 (TM-2), a second-generation multifield programmable gate array (FPGA) rapid-prototyping system. The largest version of the system will comprise 16 boards that each contain two Altera 10K50 FPGA’s, four I-Cube interconnect chips, and up to 8 Mbytes of memory. The inter-FPGA routing architecture of the TM-2 uses a novel interconnect structure, a nonuniform partial crossbar, that provides a constant delay between any two FPGA’s in the system. The TM-2 architecture is modular and scalable, meaning that systems of various sizes can be constructed from copies of the same board, while maintaining routability and the constant delay feature. Other features include a system-level programmable clock that allows single-cycle access to off-chip memory, and programmable clock waveforms with edge resolution of 10 ns. The first Transmogrifier-2 boards have been manufactured and are functional. They have recently been used successfully in some simple graphics acceleration applications.
منابع مشابه
FIELD-PROGRAMMABLE ANALOG ARRAYS: PAST, PRESENT AND FUTURE PERSPECTIVES - Microelectronics and VLSI, 1995. TENCON '95., IEEE Region 10 International Conference on
The development of accurate, low-cost, rapid prototyping techniques for analog circuits has been attempted at various times using variety of implementation formats over the past several decades with varying degrees of success. Commercial products introduced recently, along with progress made at University research labs, indicates renewed interest and further accomplishment in achieving this goa...
متن کاملAutomatic rapid prototyping of semi-custom VLSI circuits using Actel FPGAs
Message from the Steering Committee Chair Program Chair's Message Conference Chairs Keynote Address: 21st Century Gigascale Integration (GSI) Reviewers List Panel: Low Power versus High Speed: Can you have both? Uniform Area Timing-Driven Circuit Implementation p. 2 Optimization Using Implicit Techniques for Industrial Designs p. 8 Optimal Technology Mapping for Single Output Cells p. 14 A Diff...
متن کاملIeee Transactions on Core Vlsi Ieee Transactions on Image Processing Ieee Transactions on Digital System Design Ieee Transactions on Testing Ieee Transactions on Communication Ieee Transactions on Low Power Vlsi
متن کامل
VLSI implementations of threshold logic-a comprehensive survey
This paper is an in-depth review on silicon implementations of threshold logic gates that covers several decades. In this paper, we will mention early MOS threshold logic solutions and detail numerous very-large-scale integration (VLSI) implementations including capacitive (switched capacitor and floating gate with their variations), conductance/current (pseudo-nMOS and output-wired-inverters, ...
متن کاملUsing Laser Defect Avoidance to Build Large-Area FPGAs
0740-7475/98/$10.00 © 1998 IEEE 75 THE COMPLEXITY AND SPEED of fieldprogrammable gate array systems are limited by the gate equivalents available in the largest FPGAs—about 100,000 (compared to microprocessors with some 3.5 million transistors). Multichip modules (MCMs) like the Teramac Custom Computer,1 built of FPGAs and memory, overcome IC area limits and most resistance-capacitance delays o...
متن کامل